We have fabricated and tested the performance of sub-50 nm gate nMOSFETs to assess their suitability for mixed signal applications in the super high frequency (SHF) band, i.e. 3-30 GHz. For a 30 nm Â 40 lm Â 2 device, we found f T = 465 GHz at V ds = 2 V, V g = 0.67 V, which is the highest cut-off frequency reported for a MOSFET produced on bulk silicon substrate so far. However, our measurements of f max and noise figure indicate that parasitics impose limitations on SHF operation. We also present a high frequency ac model appropriate to sub-50 nm gate length nanotransistors, which incorporates the effects of the parasitics. The model accurately accounts for measurements of the S-and Y-parameters in the frequency range from 1 to 50 GHz.
Introduction
Mobile, wireless communications are changing everything. Portable communication devices like the cell phone, along with 3 G, WLAN, and Bluetooth Ò are spurring the demand for high frequency, mixed signal integrated circuits that are inexpensive, reliable and have a long battery life. CMOS technology can satisfy these demands. The relentless scaling of CMOS toward nanometer-scale gate lengths has produced MOSFETs with digital and RF performance that is suitable for mixed signal applications.
The merit of a transistor depends on the circuit design. While large signal digital integrated circuits often use gate delay as a metric, the same loading conditions do not generally apply to RF circuits [1] . Three figures-of-merit appropriate to small-signal RF performance are the cutoff frequency associated with the short-circuit current gain,
the maximum frequency of oscillation (where the unilateral power gain vanishes),
and the noise figure F min ,
where g m is the transconductance, C gs and C gd are the gate-to-source and gate-to-drain capacitances, R s is the parasitic source resistance, R g is the (lumped) gate resistance, g ds is the output conductance, W is the total gate width, n is an index that ranges from 1 < n < 2 depending on the transistor model (short or long channel), and K is a constant that depends on the technology. Ostensibly, improvements in f T follow from scaling of the gate length, L g . There has been a progressive increase in f T to 330 GHz for a 60 nm gate length nMOSFET [2] [3] [4] [5] , which is comparable to observations in sub-100 nm InP HEMTs [6] , but still inferior to reports on SiGe [7] and InP/InGaAs HBTs [8] [9] [10] . On the other hand, in MOS technology, f max generally lags behind f T -the disparity can be accounted for by parasitics, [2, [11] [12] [13] such as R g and g ds that are not optimized in a core CMOS manufacturing process. With acceptable gain, the noise figure, F min , also has to be minimized to make effective use of CMOS technology for RF. Like f T , F min has been found to improve (diminish) with each technology generation [2] , but just like f max , F min also depends on parasitic elements that are sensitive to the gate bias and geometry. Along with the RF performance, another prerequisite for the implementation of mixed circuits in CMOS is accurate, high frequency models for the MOSFET [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] and passives. Specifically, the MOSFET model must accurately represent the power gain, input and output impedance and phase delay between the gate voltage and the drain current. A microwave table-based approach to modeling can be very accurate, but requires a large database obtained from numerous measurements and computationally intensive simulations -it becomes intractable for designing highly integrated CMOS communications circuits. Instead, a compact physics-based model is preferred, but a physicsbased model has to be valid over a range of bias conditions, temperatures, and frequencies. Consequently, it has to account, not only for parasitic resistances and capacitances, but also for non-quasi-static (NQS) or distributed effects in the gate, substrate and channel resistances due to the channel propagation delay, and non-reciprocal capacitances that account for the different effect of the gate and drain on each other in terms of charging currents [19, 25] .
Here, we report on the fabrication, testing and modeling of the RF performance of sub-50 nm gate length nMOSFETs to assess their suitability for mixed signal applications in the super high frequency (SHF) band, i.e. 3-30 GHz. Using a conventional process flow suitable for a digital technology, we fabricated nMOSFETs with gate lengths as short as 30 nm, and then we measured the DC and RF performance. Following Rashkin [26] [27] [28] we extended the usual de-embedding methodology [29] to account for additional access capacitances associated with metal interconnections running between the (SOLT) reference plane and the contacts to the drain, source and gate. With this refinement, we extracted an f T = 465 GHz from measurements of a 30 nm Â 40 lm Â 2(finger) nMOSFET taken in the frequency range 1 GHz < f < 50 GHz at V ds = 2 V, V g = 0.67. This is the highest cut-off frequency reported for a MOSFET so far. It represents a substantial improvement over previous extrapolations using the same transistors (f T = 290 GHz) that do not account for the access capacitance [30] . However, our measurements of f max 6 135 GHz and noise figure F min = 0.9 dB at 8 GHz indicate that parasitics still impose limitations on SHF operation. The equivalent circuit that we developed to model the RF performance is based on Tsividis's work [19] incorporating the effect of extrinsic and access parasitics and NQS. This model gives an accurate accounting of the measurements of the Y-parameters in the frequency range from 1 to 50 GHz and scales appropriately with the transistor layout.
Fabrication
We have produced sub-50 nm nMOSFETs using a conventional process flow suitable for digital applications. The layout for the unit cell for each RF-MOSFET uses a co-planar waveguide structure to facilitate the RF measurements with a gate that is folded into a multi-legged structure and contacted from one side of the channel. An example of a two-legged MOSFET is shown in Fig. 1a . The aspect ratio of the folded gate guarantees that the total gate resistance is determined by the length of the legs while the shared drain contact reduces the overall junction capacitance. Using this geometry, we expect f max to scale closely with the length of the leg. An especially dramatic illustration of the performance that can be recovered through gate engineering like this is the recent demonstration by Tiemeijer et al. [12] of f max = 150 GHz obtained using a 180 nm gate length CMOS foundry process that exhibits a cut-off frequency of only f T = 70 GHz on a resistive 10 X-cm substrate.
A transmission electron micrograph of a cross-section through a representative MOSFET structure is shown in Fig. 1b . The transistors were fabricated using 90 nm thick LOCOS isolation on float-zone (>800 X-cm) wafers. A 30 keV boron implant with a fluence of 5.0E13 cm À2 was used to form the p-tub, and a 7 keV boron implant at a fluence of 1.5 Â 10 13 cm À2 was used to form the channel. Subsequently, a 1.3 nm thick gate oxide was grown using rapid thermal oxidation, which was followed by the deposition of a 95 nm thick in situ phosphorus-doped polysilicon layer. The 30-50 nm gate electrodes, defined by electron beam lithography in Sumitomo resist NEB31, were transferred into the poly using reactive ion etching without using a hard mask. The gate-etch stopped on the thin gate oxide without trenching. Following the definition of polysilicon gates, an arsenic implant at 2.5 keV with fluence of 3.0 Â 10 14 cm
À2
was used to form the shallow source/drain (S/D) extensions. Subsequently, a 30 nm silicon nitride layer was deposited on top of a thin 10 nm silicon dioxide layer and subsequently etched to create the sidewall spacers. A 47 keV arsenic implant at 4 Â 10 15 cm À2 was then used to define the S/D. The doping was activated using a rapid thermal anneal for 1 s at 1050°C in nitrogen with a 75°C/s ramp. Finally, we used a cobalt-salicide process to lower the gate and S/D resistance to about 8 X/sq. The salicide consisted of the deposition of 5.0 nm of Cobalt followed by anneals for 30 s at 550°C and for 30 s at 750°C for the formation of a highly conductive CoSi 2 layer.
The back end of the process used 400 nm of dielectric (TEOS) to isolate the 0.75 lm aluminum co-planar waveguide structures (used for RF measurements) from the high-resistivity float-zone substrate. A 50 nm silicon nitride layer prior to the TEOS deposition was used to facilitate the etching of 0.5 lm vias by protecting the silicided gate and S/D extensions. After the vias to the S/D and the gate were etched, a 30 nm Ti/80 nm TiN layer was deposited and annealed at 700°C for 20 s prior to aluminum deposition to serve as a diffusion barrier and aid the adhesion of the aluminum. Finally, before the metal contact lithography, 25 nm of TiN was deposited to cap the aluminum.
DC characteristics
We measured the dc current-voltage characteristics of MOSFETs fabricated this way. Typical results obtained for a gate length 45 nm Â 20 lm Â 2 (gate length Â gate width Â number of fingers) and L g = 30 nm Â 40 lm Â 2 MOSFETs are shown respectively in Fig. 2a-c and d-f . For the 30 nm gate, we found a drive current I D = 1.9 mA/lm at V ds = V G = 2 V and an off-state current of 310 lA/lm, measured at V G = 0 V and V ds = 2 V, giving an I on /I off = 6. The maximum transconductance in the saturation region is g m = 0.94 mS/lm, which is found at V ds = 2 V for V G = 0.67 V. For the 45 nm device, we observe a drive current I D = 1.8 mA/lm at V ds = V G = 2 V with an off-state current of 55 lA/lm, giving an I on / I off = 33. The maximum transconductance in the saturation region is g m = 1.1 mS/lm at V ds = 2 V and V G = 0.67 V.
From the subthreshold characteristic shown in Fig. 2c and f, we infer that short channel effects like drain induced barrier lowering and channel length modulation affect the device performance. In particular, the drain characteristic indicates a finite output resistance that can be represented by a lumped element of 30 X in the intrinsic model for the MOSFET see Table 1 ). The short channel effects are especially evident in the 30 nm device, which result in a reduced transconductance even though the gate length is smaller. Another detrimental factor may be the series resistance associated with the relatively thin (0.75 lm) aluminum layer used for the coplanar waveguide structure. This parasitic resistance may have an adverse effect on the transconductance, and consequently adversely affect both f T and f max . The gate current measured in the 30 nm Â 40 lm Â 2 MOSFET is I G = 4.9 nA/lm when it is on, biased at V G = 2 V and V D = 2 V, and < 28 nA/lm when it is off, biased at V G = 2 V and V D = 0 V. Because of the small active area, the gate leakage current associated with quantum mechanical tunneling through the 1.3 nm gate oxide does not affect the dc characteristics appreciably although it may contribute shot noise [24] .
Small-signal SHF model
According to Tsividis [19] , a physics-based model for the high frequency operation of a MOSFET can be separated into intrinsic and extrinsic contributions as illustrated in Fig. 3 . The intrinsic elements, which are inside the red 1 broken line in Fig. 3 , are supposed to depend on the bias conditions and the geometry of the active area of the device. The intrinsic parameter, g m , represents the small-signal gate transconductance; g mb represents the substrate transconductance; and g ds the output conductance. For nanometer-scale transistors the small-signal model also has to account for tunneling between the gate electrode and the source and drain contacts, which is exponentially dependent on the voltage and oxide thickness. Two resistances, R gst and R gdt are used to represent the different currents associated with tunneling through the same 1.3 nm thick gate oxide. To account for charge storage, we assume quasi-static operation and use the intrinsic capacitances C gsi , C sbi , C gdi and C dbi required to represent the change in the gate and depletion charges. The capacitances are bias dependent and may not be reciprocal. Non-reciprocal effects, which are modeled by adding transcapacitances and corresponding dependent current-sources to accurately account for the charging current, are expected to affect the prediction of the transadmittances Y 21 and Y 12 , although they are usually ignored for frequencies <50 GHz [25] .
The small-signal model for the drain current consists, not only of the contribution from the channel (drain-to-source), but also has a parasitic component due to impact ionization at high electric field that flows between the substrate and the drain. The role of the source in the above analysis will be played by the substrate instead. The parameters R dbi and C dbi , and R sbi and C sbi reflect the substrate contribution. And finally, the nonquasi-static effects (NQS) in the intrinsic model (i.e. the finite charging time in the channel inversion layer due to the history of the voltage biases) are accounted for by using the voltage-control-current-sources (VCCS) connected in parallel with the intrinsic capacitances and admittances [19] . For example, the lag in the gate current behind a quickly varying drain signal is accounted for by parameters such as R gdi and C gdi . The corresponding parameters associated with a source excitation are R gsi and C gsi . The coefficients of the VCCS's (g m and g mb ) in Fig. 3 would usually be complex, but following Tsividis we circumvented this complication by using the series combinations of R 1 and C 1 , and R 2 and C 2 , respectively (which are highlighted in red in Fig. 3 ) [19] . These simple circuit elements are chosen to draw a negligible current in comparison to the R gsi and C gsi , and R bsi and C bsi combinations.
In contrast with the intrinsic components, the extrinsic elements are supposed to be independent of bias, but scale with the active area of the device. At high frequency, the admittance of these extrinsic capacitances can be large compared to that of the intrinsic elements in parallel with them. Thus, a comprehensive small-signal model of the extrinsic effects must also include parasitic resistances and inductances. This is accomplished economically using only a few lumped elements. For example, as shown in Fig. 3 , the resistive material associated with the source, drain, and gate are represented respectively by the resistances, R se , R de , and R ge . R se and R de , which include the losses associated with the metal contacts and the contact resistance associated with the source and drain implants, are inversely proportional to the gate width. The extrinsic gate resistance, R ge , includes both the resistance of the gate finger, which is proportional to the gate width, and the metallic losses associated with the connection of the gate to the co-planar waveguide (CPW) up to the reference plane. The contribution to R ge due to the series resistance of the silicide on top of the polysilicon layer is usually assumed to predominate according to R ge = r s W/3L g , where r s is the sheet resistivity of the silicide [11] . (For aggressively scaled technologies there is an additional contact resistance that may have to be taken into account that is associated with the interface due to the Schottky contact between the silicide and polysilicon given by: R gec = r C /WL g where r C is the contact resistivity [31] . For a typical transistor used in these experiments W P 5 lm and R ge > R gec $ 100 X.) The parasitic inductances are defined similarly. However, because of the nanometer-scale channel length and wide source-drain regions, the intrinsic and extrinsic inductances have values <1 pH, and so they are negligible in the SHF band. Due to the size of the gate finger and gate resistance, we found it necessary for a good fit to include only the extrinsic gate inductance L ge . We experimentally determined that there are additional parasitic couplings to account for between the metal wires outside the intrinsic region of the device, which can be adequately represented by capacitances that span the drainsource, gate-source and gate-drain terminals [26] [27] [28] . In Fig. 3 , we denote these capacitances as C dsee , C gsee , and C gdee , i.e. extrinsic-extrinsic elements which are independent of bias and proportional to the gate width. These elements do not account for the access admittances like C da associated with the metal leads as illustrated in Fig. 4,   Fig. 3 . The compact equivalent circuit of a sub-50 nm MOSFET. This model accounts for the NQS effect in the SHF region. The equivalent circuit of the intrinsic part of the transistor which was used to fit the measurements includes the pairs C 1 -R 1 and C 2 -R 2 to represent the delay associated with the long gate fingers. In this case g m and g mb are not complex. The access capacitances C ga and C da , the gate-to-drain and drain-to-source extrinsic-extrinsic capacitance C gdee and C dsee are not accounted for with the SOLT calibration. C ga , C da , and C gdee are relatively constant as a function of W. C dsee , on the other hand, scales with W.
however. Although the access admittances can be adequately represented by capacitances in parallel with these extrinsic-extrinsic capacitances, they scale differently. So, Fig. 3 indicates that the access capacitances C ga and C gda are summed with the corresponding extrinsic-extrinsic capacitances.
Measurements of the small-signal SHF performance
The RF performance from 50 MHz to 50 GHz of nanotransistors embedded in a CPW was measured using an Agilent E8364B PNA. To launch the signal from the RF probe tips to the device under test (DUT), a CPW is used in a ground-signal-ground configuration as shown in the micrograph of Fig. 4 . Because of the relative size of the device, parasitic elements associated with the contact pads and interconnects cannot be neglected. So, the intrinsic performance of the transistor had to be de-embedded from the data.
We used Y-parameters to characterize the RF measurements. To obtain an accurate assessment of the Y-parameters, we used a two step procedure. First, using a full 2-port SOLT calibration [26, 29] , we automatically subtracted the Y-parameters associated with on-wafer standards consisting of a short, an open, a load (nominally 50 X, and a thru (SOLT) from the DUT measurements using the E8364B. (This extends the reference plane to the dotted line in Fig. 4b .) While this calibration technique is renowned for its accuracy [29] , it does not account for the access admittances like C da indicated in Fig. 4c associated with the metal leads extending from the SOLT reference plane and to the source, drain and gate contacts. Since the MOSFET gate width does not extend into the ground plane of the CPW, (see Fig. 4b ), the access admittances can be adequately represented solely by capacitors.
The second step involves subtracting the admittance associated with the access capacitances from the imaginary part of the SOLT calibrated measurements of the Y-parameters. The access capacitances were inferred using a linear regression to determine the intercepts of the effective capacitance (Im[Y/x]) versus gate width from measurements of the Y-parameters using extraction techniques based on the ColdFET and Inversion approximations [25, 28] , with the MOSFET biased OFF, (i.e. V ds = 0 V and V g < V t ), the active area of the device can be neglected, and the imaginary part of the measured Y-parameters is the sum of the extrinsic capacitances and the access capacitances, i.e.
Im½Y 12 ffi ÀxðC gda þ C gdee Þ ð 4bÞ
Eqs. 4(a-c) are insufficient for discriminating between the access capacitances and the extrinsic (or intrinsic) capacitances. However, the extrinsic and extrinsic-extrinsic capacitances like C dsee are directly proportional to the gate width, while the access capacitances are independent of W. Thus, by using the intercepts of a regression line through the effective capacitance Im(Y/x) versus gate width, we can determine the access capacitances. Two deficiencies of this method are: (1) the capacitances obtained include other capacitances such as the gate-to-source capacitance due to the enlarged region of the polysilicon used for contact access that is located on top of the LOCOS isolation oxide (usually negligible); and (2) there is additional error introduced by the regression equation.
Using Agilent's Advanced Design System software to fit the model to the data, we arrived at the final estimates for the lumped elements represented in Fig. 3 . For example, we extracted the intrinsic and extrinsic parameters associated with 30 nm Â Wlm Â 2 and 45 nm Â Wlm Â 2 MOSFETs biased at V ds = 2.0 V and V g at the maximum of the transconductance. Table 1 lists the values for all parameters in the compact model of the 30 nm Â Wlm Â 2 nMOSFET. These parameters are consistent with analytical estimates given by Tsvidis [19] . For example, from [19] we expect C gsi $ (2/3)C ox and C gdi $ 0 and R gsi C gsi > R gdi C gdi , despite the observation that the fit is insensitive to the value of R gdi . We find that without varying R gsi , there is <1-2% change in the parameters and <50% change in the residual for 1 X < R gdi < 2R gsi .
Comparisons between the predictions of the model for the 30 nm Â 40 lm Â 2 and 45 nm Â 10 lm Â 2 MOSFETs using the parameters obtained from the extraction technique and the measurements are illustrated in Figs. 5 and 6, respectively. Generally, we find very close correspondence between the Y-parameters calculated from the model and the measured data up to 50 GHz. Measurements of both the real and imaginary parts of the Y-parameters fol- One advantage of this model of Fig. 3 is economy. It contains fewer parameters than the distributed version [30] , and yet it still accurately accounts for the measurements in the frequency range from 1 GHz to 50 GHz, and scales appropriately with geometry. While this model is compact, which facilitates IC design, the fit to the data deteriorates slightly compared to the distributed model [30] . The error function v 2 , which is based on the sum of the squares of the residuals, is doubled from approximately 0.03 to 0.05. This slight degradation of the fit, however, is imperceptible in the plots of the Y-parameters, the power gain and the current gain.
The extracted parameters match the results obtained from low frequency or dc measurements and closely correspond to parameters estimated from the physical structure of the MOSFET. Fig. 7a and b compare low frequency (dc) measurements of the effective g m , and g ds , with the intrinsic parameters extracted from the model of Fig. 3 in the low frequency limit (5 MHz). We find that the low frequency measurements generally correspond with the extracted parameters, except for a gate width of W = 40 lm where the model predicts larger values, beyond the error attributed to the fit. The discrepancies found for a gate width of W = 40 lm may be associated with the inability of the lumped element model to capture the distributed nature of the gate, source, drain and channel resistances. It is not observed for a distributed model for the gate [30] . A comparison of measurements of the intrinsic capacitance C gsi and the extrinsic parameter C dsee versus gate width are shown in Fig. 7c and d. To compare with the values extracted from the model (Fig. 3) , we have estimated C gsi from PADRE simulations of the transistor geometry. C gsee was inferred from the measured Y-parameters using extraction techniques based on the ColdFET approximation [25] . Fig. 8a illustrates the RF performance of 30 nm Â 40 lm Â 2 nMOSFETs biased at the transconductance maximum g m = 0.94 S/mm found at V g = 0.67 V for V ds = 2 V. The performance is indicated by the short-circuit current gain, h 21 , and Mason's unilateral gain, U. Both h 21 , and U exhibit a nearly ideal single-pole response with frequency, and so we infer f T and f max by extrapolating to unity gain at À20 dB/decade from data in the range 40-50 GHz. For the 30 nm gate length MOSFET we find f T =465 GHz as indicated in Fig. 8a . However, a similar extrapolation using a single-pole response for data in the range 1-30 GHz indicates that f T ffi 500 GHz for the same MOSFET as shown in Fig. 8b . This discrepancy from the single-pole response observed above 30 GHz is an indication of the difficulty realizing adequate calibration at the high frequency end of the PNA.
Figures-of-merit for RF-MOSFET amplifier
An nMOSFET f T = 465 GHz is comparable to the best SiGe-BJT reported in literature so far [6] . On the other hand, the power gain performance measured by f max = 45 GHz as shown in Fig. 8c is reduced by a factor of 10 from the cut-off frequency. The degradation of f max is an indication of the detrimental effect of parasitics indicated by Eq. (2) . Relying on the agreement between the model of Fig. 3 and measured current and power gain shown in Fig. 8c , we infer that parasitic elements such as the gate resistance, R ge , and the series source and drain resistances, R se and R de , adversely affect the power gain in the SHF band. Moreover, previous extrapolations based on the same measurements showed that f T = 290 GHz and f max = 45 GHz for the 30 nm gate length [30] . The prior extrapolations reflect the detrimental effects of the access capacitances on the estimate of f T .
Figs. 9a and b illustrate measurements of the RF performance in the same 30 nm Â 40 lm Â 2 and 45 nm Â 20 lm Â 2 nMOSFETs of Fig. 2 , showing the same trend in current and power gain. There is an improvement gleaned in the current gain from decreasing the channel length: i.e. the 45 nm device shows f T = 350 GHz while the 30 nm MOSFET has an f T above 460 GHz. Fig. 9c summarizes the measured dependence of f T on the gate length inferred from top-down scanning electron microscopy (SEM) for devices with the same gate width. Within the error, we find that f T data is consistent with a 1/L g dependence associated with short channel MOSFETs over the narrow range examined (30-50 nm) as anticipated from Eq. (1). The SEM measurements were found to be consistent with cross-sectional TEM assessments done on the same devices using focused ion beam milling to prepare the specimens. The error associated with the length measurement develops from variations in the gate length along the width of the device associated with the lithography and etching. The error associated with the estimate of f T develops mainly from errors in the measurement of the gain in the 40-50 GHz band.
Both g ds and R ge increase as the gate length decreases, which has a detrimental effect on f max . So, we anticipate that f max $ 1/W as indicated in Eq. (2), provided that g m , R ge , g ds , C gsi and C gdi scale linearly with the gate width [11] . Figs. 9b and d show two nMOSFETs of comparable gate length, but different gate widths: i.e. 45 nm Â 20 lm Â 2 and 46 nm Â 5 lm Â 2, respectively. As illustrated by a comparison of the two figures, devices with a shorter gate width deliver higher f max without compromising f T . The 46 nm Â 5 lm Â 2 device of Fig. 9d exhibits an f T = 330 GHz and f max = 135 GHz, while the 45 nm Â 20 lm Â 2 device has f T = 350 GHz and f max = 77 GHz. Devices with a larger gate length can potentially deliver higher f max despite a reduction in f T since improvements in R ge and g ds could compensate for the degradation. The slight degradation of f T measured in the device of Fig. 9d is offset by a decrease in W, R g , and R ds .
We methodically explored the dependence of f T and f max on gate voltage, width and length. The measured gate voltage-bias dependence of f T and f max is illustrated in Fig. 9e for a 47 nm Â 10 lm Â 2 MOSFET. The observed dependence follows from the gate voltage dependence of the transconductance as indicated in Eqs. (1) and (2). Generally, for the devices we measured, both f T and f max scale with g m in the range 0 < V g < 1.7 V. The measured dependence of f T and f max on gate width is illustrated in Fig. 9f for similar gate length nMOSFETs (47 nm versus 48 nm) with different gate widths (10 lm versus 40 lm, respectively). Notice that even though the peak values of f T % 300 GHz are nearly identical, the peak value of f max for the 47 nm Â 10 lm Â 2 MOSFET is about 100 GHz, while the peak value for the 48 nm Â 40 lm Â 2 is less than half that value, f max = 41 GHz. Fig. 9g summarizes the trends observed in f T and f max as a function of the gate width for nominally 30 nm gate length MOSFETs. f T increases as the gate width increases while f max increases with decreasing W. The increase in f T with gate width W is due to both proximity corrections in the electron beam lithography and gate etch that generate a narrower gate length for larger gate widths.
Finally, to make effective use of CMOS technology for RF applications, the noise figure, F min , also has to be minimized with an acceptable associated gain. So, we examined the broadband noise performance in the SHF band. Fig. 9h shows a linear frequency dependence of F min that we anticipated in Eq. (3). F min is about 0.9 dB at 8 GHz. Generally, we find a larger noise figure with increasing frequencyapproaching 3 dB for frequencies above 20 GHz, which compares favorably to data reported on 80 nm nMOSFET at the same operating point [2] . According to Eq. (3), we expect an improvement in the noise figure if the gate resistance improves. For this 47 nm Â 10 lm Â 2 nMOSFET at 8 GHz we find a maximum available gain of 22 dB with F min < 1 dB, while at 20 GHz, we find a maximum available gain of 11 dB with F min < 3.5 dB.
Conclusion
In summary, measurements of sub-50 nm gate nMOSFETs reveal the highest RF performance of an nMOSFET so far. For a 30 nm Â 40 lm Â 2 device, we found f T > 460 GHz at V ds = 2 V, V g = 0.67 V after accounting for access capacitances. However, measurements of f max 6 135 GHz and the noise figure indicate that parasitics adversely affect the circuit performance. Very accurate models of the measurements in the SHF band that account for non-quasi-static effects and incorporate parasitic elements indicate that the gate resistance and the source-drain limit the power gain.
